(E JON		SHEET 1 OF 1	
FORM PYO 1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT	ATTY, DOCKET NO. IMEC280.001AUS	APPLICATION NO. 10/821,044	
BY APPLICANT OUSE SEVERAL SHEETS IF NECESSARY)	APPLICANT Collect, et al.		
(USE SEVERAL SHEETS IF NECESSARY)	FILING DATE July 15, 2003	GROUP -2814- 2923	

U.S. PATENT DOCUMENTS							
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	aass	SUBCLASS.	FILING DATE (IF APPROPRIATE)
7.3	1	6,118,161	09/12/00	Chapman, et al.	_		7
Q. T	2	6,207,511	03/27/01	Chapman, et al.	_	-	
U. T	3	6,252,284 B1	06/26/01	Muller, et al.	_		

EXAMINER INITIAL		OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)			
T	رر	4	Choi, et al., "Nanoscale CMOS Spacer FinFET for the Terabit Era", IEEE Electron Device Letters, vol. 23, no. 1, pp. 25-27, (January 2002).		
	b	5	Choi, et al., "Sub-20nm CMOS FinFET Technologies", IEEE, pp. 421-424, (2001).		
		6	Hisamoto, et al., "A Folded-channel MOSFET for Deep-sub-tenth Micron Era", International Electron Devices Meeting, pp. 1032-1034, (1998).		
		7	Huang, et al., "Sub-50 nm P-Channel FinFET", IEEE Transactions on Electron Devices, vol. 48, no. 5, pp. 880-886, (May 2001).		
		8	Kedzierski, et al., "High-performance symmetric-gate and CMOS-compatible V ₁ asymmetric-gate FinFET devices", IEEE, pp. 437-440, (2001).		
T	J.	9	European Search Report dated December 17, 2002 for European Application No. 02 44 7135.1.		

S:\DOCS\MMA\MMA-7624.DOC/cfg/101403

EXAMINER	T. DANG	DATE CONSIDERED	12/12/04	
*EXAMINER: INI	ITIAL IF CITATION CONSIDERED, WHETHI	ER OR NOT CITATION IS IN CONFORMANCE W	/ITH MPEP 609; DRAW LINE	THROUGH CITATION IF NOT
IN CONFORMAN	ICE AND NOT CONSIDERED. INCLUDE CO	PY OF THIS FORM WITH NEXT COMMUNICATI	ION TO APPLICANT.	